




ASNT8010-PQB DC-17GHz Programmable Integer Divider

- Wide frequency range from DC to 17GHz
- Continuous division ratios from 1 to 256
- 50% duty cycle of the output divided clock signal
- Fully differential CML input interface
- Fully differential CML output interface
- Easy 8-bit parallel programming interface compatible with CMOS/LVTTL standards
- Optional external reset function
- Optional dynamic mode of the division ratio adjustment with a short set-up time (about 20ns after the pulse edge on any control input)
- Single +2.8V or -2.8V power supply
- Industrial temperature range
- Standard 40-pin QFN package with a thermal pad



DESCRIPTION

ASNT8010-PQB is a high-speed programmable integer clock divider with static or dynamic adjustment of the division ratio through a standard 8-bit parallel LVTTL/CMOS interface and optional external reset (active-high CMOS/LVTTL signal). The functional block diagram of the device is shown in Fig. 1.




Fig. 1. Functional Block Diagram

The divider accepts an input clock signal **chip/chin** with a speed from DC to the maximum specified frequency and provides a clean 50% duty cycle output divided clock signal **cop/con** in any operational mode. The divider allows for both static and dynamic adjustment of the division ratio from 1 to 256 with a step of 1. In the static mode, the binary code on the control inputs **c0-c7** defines the value of the ratio from 1 to 255, where **c7** is the most significant bit. All “0”s (“low” state) define the division by 256. Following any change of the control signals in the dynamic mode, the divider switches to idle after (64...128) periods of the high-speed system clock plus an additional 1.6ns delay, and returns back to normal operation with the new division ratio after an additional delay equal to 192 periods of the high-speed system clock.

The device automatically resets itself after the initial power-up and any change of the division control signals. When the optional external reset signal **reset** is set to “high”, the divider switches to idle (static “0” output) after a 0.7ns delay as shown in the timing diagram in Fig. 2. When **reset** returns to “low”, the divider switches back to normal operation after (64...128) periods of the high-speed system clock plus an additional 1.6ns of delay. The minimum allowed **reset** pulse must not be shorter than 64 periods of the high-speed system clock.




Fig. 2. Timing Diagram

The part’s I/O’s support the CML logic interface with on chip 50Ohm termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal’s common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the

input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The ASNT8010-PQB can operate with either a negative supply ($v_{cc}=0.0V$ =ground and $v_{ee}= -2.8V$), or a positive supply ($v_{cc}= +2.8V$ and $v_{ee} = 0.0V =$ ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50Ω termination to ground. Different PCB layouts will be needed for each different power supply combination.

The external circuit shown in Fig. 3 may be used to reduce the power consumption. The resistor value may be from 20Ω to 61Ω . Any silicon diode with a voltage drop close to $0.8V$ can be used instead of the specified part MA2SP011L, if required.

Please be aware that reduced current may result in lower maximum frequency!




Fig. 3. Power Control Circuit

All the characteristics detailed below assume $v_{cc} = +2.8V$ and $v_{ee} = 0V$.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (v_{cc})		+3.3	V
Power Consumption		2.5	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	$^{\circ}C$
Storage Temperature	-40	+100	$^{\circ}C$
Operational Humidity	10	98	%
Storage Humidity	10	98	%



TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
High-Speed I/Os			
chip	5	CML input	Differential clock inputs with internal SE 50 Ω termination to vcc.
chin	7		
cop	17	CML output	Differential divided clock outputs with internal SE 50 Ω termination to vcc. Require external SE 50 Ω termination to vcc.
con	15		
Controls			
c0	30	CMOS input	Digital division control signals.
c1	29		
c2	28		
c3	27		
c4	25		
c5	24		
c6	23		
c7	22		
rfp	9	Input	Power control pin. Requires external components. See Fig. 3.
reset	32	CMOS input	External reset signal
Supply And Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply. (+2.8V or 0)		4, 6, 8, 13, 14, 16, 18, 26, 33, 34, 35, 36, 37, 38
vee	Negative power supply. (0V or -2.8V)		1, 2, 3, 10, 11, 12, 19, 20, 21, 31, 39, 40



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee		0.0		V	External ground
vcc	2.6	2.8	3.0	V	
I _{vee}		680		mA	With R=20Ohm (see Fig. 3)
		810		mA	With R=61Ohm (see Fig. 3)
Power consumption		1.9		W	With R=20Ohm (see Fig. 3)
		2.1		W	With R=61Ohm (see Fig. 3)
Junction temperature	-25	50	125	°C	
Input (chip/chin)					
Frequency	DC		17	GHz	
Swing	120	400	1000	mV	Differential or SE, p-p
CM Level	vcc- (SE swing)/2				
Rise/Fall Times			3	ns	20%-80%
Output (cop/con)					
Frequency	DC		17	GHz	
Logic "1" level		vcc		V	
Logic "0" level		vcc-0.6		V	With external 50Ohm DC termination
Rise/Fall Times	15	17	19	ps	20%-80%
Additive Jitter		TBD		ps	Peak-to-Peak
Duty Cycle	47%	50%	53%		For clock signal
Select (c0-c7) & Reset (reset)					
Logic "1" level		V _{CC} -0.4		V	
Logic "0" level		V _{EE} +0.4		V	

PACKAGE INFORMATION

The chip is packaged in a standard 40-pin QFN package shown Fig. 4. It is recommended that the center heat slug located on the back side of the package is soldered to ground to help dissipate heat generated by the chip during operation.

The part's identification label is ASNT8010-PQB. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all six substances.




Fig. 4. QFN 40-Pin Package Drawing (All Dimensions in mm)



REVISION HISTORY

Revision	Date	Changes
3.1.1	03-2013	Updated description Updated power consumption and power supply values
3.0	06-2012	Corrected pin out drawing Corrected general parameters
2.2	02-2012	Revised power supply configuration section Revised electrical characteristics section
2.1	02-2012	Revised description section Revised power supply configuration section Revised electrical characteristics section Revised package information section
2.0	01-2012	Updated description Added functional diagram Added absolute maximum ratings table Added package information Added revision table
1.0	09-2008	Initial release