




## ASNT5136-KMC DC-45Gbps Limiting Amplifier

- Broadband limiting amplifier with adjustable gain, output peaking, and offset controls
- Low jitter and limited temperature variation over industrial temperature range
- 30GHz of analog bandwidth in limiting mode
- On-chip input peak detector
- Fully differential CML-type input interface
- Fully differential CML output interface with 300mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 365mW
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 24-pin package



## DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5136-KMC SiGe IC provides low jitter broadband variable signal amplification between its input and output signal ports and is intended for use in high-speed communication systems. The circuit shown in Fig. 1 accepts an analog signal at its input differential port *inp/inn* and delivers a voltage-limited output signal at the output differential port *outp/outn*. The common-mode voltage levels of input signals can be adjusted using analog control inputs *dcinp/dcinn*. The total gain can be externally adjusted through the gain control port *vgc*. The input amplitude can be monitored using the analog output voltage *pkdet*.

The part's I/Os support the CML logic interface with on chip 50 $\Omega$  termination to *vcc* and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

## POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (*vcc* = 0.0V=ground and *vee* = -3.3V), or positive supply (*vcc* = +3.3V and *vee* = 0.0V=ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50 $\Omega$  termination to ground. Different PCB layouts will be needed for each different power supply combination.

**All the characteristics detailed below assume *vcc* = 0.0V and *vee* = -3.3V.**



## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc).

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		0.4	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

## TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
<b>High-Speed I/Os</b>			
inp	21	CML input	Differential data inputs with internal SE 50Ω termination to vcc.
inn	23		
outp	11	CML output	Differential high-speed signal outputs with internal SE 50Ω termination to vcc. Require external SE 50Ω termination to vcc.
outn	9		
dcinp	17	Analogue inputs	inp common mode control voltage.
dcinn	3	Analogue inputs	inn common mode control voltage.
vgc	5	Analogue inputs	Gain control voltage.
pkdet	15	Analogue output	Analogue voltage representing input signal's amplitude.
<b>Supply And Termination Voltages</b>			
Name	Description		Pin Number
vcc	Positive power supply. (+3.3V or 0)		2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24
vee	Negative power supply. (0V or -3.3V)		1, 7, 13, 19



## ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
<b>General Parameters</b>					
v <sub>ee</sub>	-3.1	-3.3	-3.5	V	±6%
v <sub>cc</sub>		0.0		V	External ground
I <sub>vee</sub>		110		mA	
Power consumption		365		mW	
Junction temperature	-25	50	125	°C	
<b>Input (inp/inn)</b>					
Data Rate	0		45	Gbps	
Swing	10	200	500	mV	Differential or SE, p-p
CM Voltage Level	v <sub>cc</sub> -0.8	v <sub>cc</sub> -0.3	v <sub>cc</sub> +0.3	V	Must match for both inputs
<b>Output (outp/outn)</b>					
Data Rate	0		45	Gbps	
Logic "1" level		v <sub>cc</sub>		V	
Logic "0" level		v <sub>cc</sub> -0.3		V	With external 50Ωm DC termination
Rise/Fall Times	10	12	14	ps	20%-80%
Additive Jitter			1	ps	Peak-to-peak
<b>Gain Control Port (v<sub>gc</sub>)</b>					
Bandwidth	0.0		100	MHz	
Input Signal Range	-1.0		0.0	V	
Gain Variation	32	35	38	dB	< ±5%
<b>Common Mode Control Ports (dcinp/dcinn)</b>					
Input Signal Range	-3.3		0.0	V	
<b>Peak Detector Output (pkdet)</b>					
Bandwidth	0.0		1.0	KHz	
Output Signal Range	-1.0		0.0	V	

## PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFP package shown in Fig. 2. Even though the package provides a center heat slug located on the back side of the package to be used for heat dissipation, ADSANTEC does **NOT** recommend for this section to be soldered to the board. If the customer wishes to solder it, it should be connected to the v<sub>cc</sub> plain that is ground for the negative supply or power for the positive supply.

The part's identification label is ASNT5136-KMC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

The IC complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all 6 substances.




Fig. 2. CQFP 24-Pin Package Drawing (All Dimensions in mm)



## REVISION HISTORY

Revision	Date	Changes
2.0.1	03-2013	Corrected title Added pin out drawing Corrected functional block diagram Corrected description Added power supply configuration Added absolute maximum ratings Corrected terminal functions table Corrected electrical characteristics Corrected package information Added package mechanical drawing Corrected format
1.0	07-2008	Initial Release