




ASNT5121-PQC DC-17Gbps/17GHz Signal Distributor 1-to-3

- High-speed broadband Data/Clock Amplifier and Distributor
- Exhibits low jitter and limited temperature variation over industrial temperature range
- One input differential signal port and three differential amplified output signal ports
- Matched phase delays for all outputs
- Fully differential CML input interfaces
- Fully differential CML output interface with 400mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 580mW
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 24-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5121-PQC SiGe IC provides active broadband data/clock signal splitting, and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can process a broadband high-speed data/clock input signal cp/cn and deliver three broadband high-speed data/clock phase matched output signals c0p/c0n, c1p/c1n, c2p/c2n.

The part's I/O's support the CML logic interface with on chip 50 Ω termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.3V), or positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50 Ω termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.



ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		0.64	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
High-Speed I/Os			
cp	20	CML input	Differential high speed data/clock inputs with internal SE 50Ohm termination to vcc.
cn	22		
c0p	16	CML output	Differential high speed data/clock outputs with internal SE 50Ohm termination to vcc. Require external SE 50Ohm termination to vcc.
c0n	14		
c1p	10	CML output	Differential high speed data/clock outputs with internal SE 50Ohm termination to vcc. Require external SE 50Ohm termination to vcc.
c1n	8		
c2p	2	CML output	Differential high speed data/clock outputs with internal SE 50Ohm termination to vcc. Require external SE 50Ohm termination to vcc.
c2n	4		
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply. (+3.3V or 0)		1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23
vee	Negative power supply. (0V or -3.3V)		6, 12, 18, 24



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-3.1	-3.3	-3.5	V	±6%
vcc		0.0		V	External ground
Ivee		175		mA	
Power consumption		580		mW	
Junction temperature	-40	25	125	°C	
HS Input Data/Clock (cp/cn)					
Data Rate	DC		17	Gbps	
Frequency	DC		17	GHz	
Swing	0.05		1.0	V	Differential or SE, p-p
CM Voltage Level	vcc-0.8		vcc	V	Must match for both inputs
HS Output Data/Clock (c0p/c0n, c1p/c1n, c2p/c2n)					
Data Rate	DC		17	Gbps	
Frequency	DC		17	GHz	
Logic "1" level		vcc		V	
Logic "0" level		vcc-0.4		V	With external 50Ohm DC termination
Rise/Fall times	15	17	19	ps	20%-80%
Output Jitter			5	ps	Peak-to-peak
Duty cycle	45	50	55	%	For clock signal

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 2. It is recommended that the center heat slug located on the back side of the package is soldered to the vee plain that is ground for the positive supply or power for the negative supply.

The part's identification label is ASNT5121-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all six substances.




Fig. 2. QFN 24-Pin Package Drawing (All Dimensions in mm)



REVISION HISTORY

Revision	Date	Changes
6.0.1	02-2013	Revised package pin out drawing Revised functional block diagram Revised description Added power supply configuration Added absolute maximum ratings Revised terminal functions Revised electrical characteristics Added package information and mechanical drawing Format correction
5.0	02-2010	Revised electrical characteristics
4.0	02-2008	Revised electrical characteristics section Revised packaging information section
3.0	06-2007	Revised electrical characteristics section
2.0	04-2007	Revised terminal functions section
1.0	01-2007	First release