




ASNT2MUX25 44Gbps Dual Channel Data Rate Doubler with Sync Output



- Broadband frequency input range from DC to 22Gbps
- Individual on board adjustable data path delays to ensure optimal timing at multiplexer inputs
- Easy two-way duty cycle adjustment for multiplexer clock inputs
- Synchronization signal with the frequency divided by any number from 1 to 256 and 50% duty cycle for viewing data bits or full eye diagram
- Differential inputs and outputs
- Minimal insertion jitter
- Fast rise and fall times
- One negative power supply at -3.3V and one positive power supply at +3.0V

Description

The ASNT2MUX25 PCB system integrates two identical MUX2:1 blocks where each one is used to double the incoming data rate by multiplexing two of the four input data channels. All four digital inputs have an operating frequency range from DC up to 22Gbps, resulting in the possibility to generate two differential output data streams with the rate up to 44Gbps.

Input data can be applied single-ended/differentially and AC/DC coupled to the inputs of each MUX. Two independent delay lines can correct phase relationship between both of the data signals. On-board potentiometers allow for the individual adjustment of each data channel.

The clock input signal with the frequency from DC to 22GHz can be applied single-ended/differentially and AC/DC coupled. Amplifiers are used in both clock paths to optimize the duty cycle of the two multiplexed output data signals.


The board also incorporates a programmable 1 to 256 divider (optional), operating up to 16.6GHz and can be used to generate a synchronization signal for monitoring the output data signals. The divider output is fully differential and supports the CML interface.

The multiplexer circuitry operates from a negative -3.3V power supply and consumes about 2.2A. A separate +3.0V power supply with the current about 600mA is required for the divider operation (if installed).



Sync Output

The Sync Output can be configured to deliver any divide ratio from 1 to 256 in respect to the clock input frequency. Eight switches that represent an 8-bit binary code can set this ratio. The LSB starts at SW1 and the MSB ends at SW8. The decimal value of zero gives a divide value of 256. The decimal value of 1 gives a divide ratio of one, a value of 2 gives a ratio of two, a value of 3 gives a ratio of three, and so forth.



Operation

Apply a single-ended/differential and AC/DC coupled clock with the frequency up to 22GHz to Clock Input. The allowed amplitude range is from 50mV to 1.0V peak to peak. In case of DC coupling, a common mode voltage level from -0.8V to 0.0V is required.

Apply two single-ended/differential and AC/DC coupled data with the rate up to 22Gbps to Data1 Input and Data2 Input. The allowed amplitude range is from 50mV to 1.0V peak to peak. In case of DC coupling, a common mode voltage level of $V_{CC} - (\text{single-ended swing}/2)$ is required.

Connect Data Output to a 50Ohm oscilloscope input either single-ended (terminate the unused port to 50 Ohm) or differentially. DC blocks are not required for those outputs.



Connect the Sync Output to the oscilloscope's trigger input single-ended (or differentially if possible). Terminate the unused Sync Output connector with 50Ω through a DC block. **Note:** Failure to use a DC block with the termination may destroy the part.


Terminate all other unused connectors with 50Ω loads. DC blocks are not required for those outputs.

Set both power supplies to 0.0V. Connect the two power supplies to the two MOLEX connectors on board, with one supply is negative, and one is positive. The positive supply is required only if the programmable divider is installed. Set the current limit on the negative supply to 2.5A and increase the voltage to -3.3V. If a positive supply is used, set the current limit to 800mA and slowly increase the voltage to +3.0V.

Using a screwdriver, adjust Data1 Delay and/or Data2 Delay potentiometers to align waveforms on oscilloscope until best waveform is achieved. Then adjust one of Clock Duty Cycle adjustment controls to achieve the desired duty cycle.



Functional Block Diagram





ADSANTEC

Ultra High-Speed Mixed Signal ASICs

*Advanced Science And Novel Technology Company, Inc.
27 Via Porto Grande, Rancho Palos Verdes, CA 90275*

*Offices: 310-377-6029 / 310-803-9284 Fax: 310-377-9940
www.adsantec.com*

Revision History

Revision	Date	Changes
1.1.1	7-2012	Revised formatting
1.1	6-2012	Revised formatting and filename
1.0	5-21-12	Initial Release